Yes it's a pretty cool "side effect" for known loops.if the interrupt is going to fall on a 1,2 or 3 clock instruction you don't need to "realign" for latency afterwards.
Yes it's a pretty cool "side effect" for known loops.if the interrupt is going to fall on a 1,2 or 3 clock instruction you don't need to "realign" for latency afterwards.